The 1998 ACM Computing Classification System.docx

上传人:b****5 文档编号:3975698 上传时间:2022-11-26 格式:DOCX 页数:49 大小:30.12KB
下载 相关 举报
The 1998 ACM Computing Classification System.docx_第1页
第1页 / 共49页
The 1998 ACM Computing Classification System.docx_第2页
第2页 / 共49页
The 1998 ACM Computing Classification System.docx_第3页
第3页 / 共49页
The 1998 ACM Computing Classification System.docx_第4页
第4页 / 共49页
The 1998 ACM Computing Classification System.docx_第5页
第5页 / 共49页
点击查看更多>>
下载资源
资源描述

The 1998 ACM Computing Classification System.docx

《The 1998 ACM Computing Classification System.docx》由会员分享,可在线阅读,更多相关《The 1998 ACM Computing Classification System.docx(49页珍藏版)》请在冰豆网上搜索。

The 1998 ACM Computing Classification System.docx

The1998ACMComputingClassificationSystem

Copyright2007,bytheAssociationforComputingMachinery,Inc.

Permissiontomakedigitalorhardcopiesofpartorallofthiswork

forpersonalorclassroomuseisgrantedwithoutfeeprovidedthat

copiesarenotmadeordistributedforprofitorcommercialadvantage

andthatcopiesbearthisnoticeandthefullcitationonthefirst

page.Tocopyotherwise,torepublish,topostonservers,orto

redistributetolists,requirespriorspecificpermissionand/ora

fee.Requestpermissiontorepublishfrom:

PublicationsDept.,ACM,

Inc.Fax+1(212)869-0481orE-mailpermissions@acm.org.

A.GeneralLiterature

A.0GENERAL

Biographies/autobiographies

Conferenceproceedings

Generalliteraryworks(e.g.,fiction,plays)

A.1INTRODUCTORYANDSURVEY

A.2REFERENCE(e.g.,dictionaries,encyclopedias,glossaries)

A.mMISCELLANEOUS

B.Hardware

B.0GENERAL

B.1CONTROLSTRUCTURESANDMICROPROGRAMMING(D.3.2)

B.1.0General

B.1.1ControlDesignStyles

Hardwiredcontrol**

Microprogrammedlogicarrays**

Writablecontrolstore**

B.1.2ControlStructurePerformanceAnalysisandDesignAids

Automaticsynthesis**

Formalmodels**

Simulation**

B.1.3ControlStructureReliability,Testing,andFault-Tolerance**(B.8)

Diagnostics**

Error-checking**

Redundantdesign**

Testgeneration**

B.1.4MicroprogramDesignAids(D.2.2,D.2.4,D.3.2,D.3.4)

Firmwareengineering**

Languagesandcompilers

Machine-independentmicrocodegeneration**

Optimization

Verification**

B.1.5MicrocodeApplications

Directdatamanipulation**

Firmwaresupportofoperatingsystems/instructionsets**

Instructionsetinterpretation

Peripheralcontrol**

Special-purpose**

B.1.mMiscellaneous

B.2ARITHMETICANDLOGICSTRUCTURES

B.2.0General

B.2.1DesignStyles(C.1.1-2)

Calculator**

Parallel

Pipeline

B.2.2PerformanceAnalysisandDesignAids**(B.8)

Simulation**

Verification**

Worst-caseanalysis**

B.2.3Reliability,Testing,andFault-Tolerance**(B.8)

Diagnostics**

Error-checking**

Redundantdesign**

Testgeneration**

B.2.4High-SpeedArithmetic(NEW)

Algorithms(NEW)

Cost/performance(NEW)

B.2.mMiscellaneous

B.3MEMORYSTRUCTURES

B.3.0General

B.3.1SemiconductorMemories(NEW)(B.7.1)

Dynamicmemory(DRAM)(NEW)

Read-onlymemory(ROM)(NEW)

Staticmemory(SRAM)(NEW)

B.3.2DesignStyles(D.4.2)

Associativememories

Cachememories

Interleavedmemories**

Massstorage(e.g.,magnetic,optical,RAID)(REVISED)

Primarymemory

Sequential-accessmemory**

Sharedmemory

Virtualmemory

B.3.3PerformanceAnalysisandDesignAids**(B.8,C.4)

Formalmodels**

Simulation**

Worst-caseanalysis**

B.3.4Reliability,Testing,andFault-Tolerance**(B.8)

Diagnostics**

Error-checking**

Redundantdesign**

Testgeneration**

B.3.mMiscellaneous

B.4INPUT/OUTPUTANDDATACOMMUNICATIONS

B.4.0General

B.4.1DataCommunicationsDevices

Processors**

Receivers(e.g.,voice,data,image)**

Transmitters**

B.4.2Input/OutputDevices

Channelsandcontrollers

Dataterminalsandprinters

Imagedisplay

Voice

B.4.3Interconnections(Subsystems)

Asynchronous/synchronousoperation

Fiberoptics

Interfaces

ParallelI/O(NEW)

Physicalstructures(e.g.,backplanes,cables,chipcarriers)**

Topology(e.g.,bus,point-to-point)

B.4.4PerformanceAnalysisandDesignAids**(B.8)

Formalmodels**

Simulation**

Verification**

Worst-caseanalysis**

B.4.5Reliability,Testing,andFault-Tolerance**(B.8)

Built-intests**

Diagnostics**

Error-checking**

Hardwarereliability**

Redundantdesign**

Testgeneration**

B.4.mMiscellaneous

B.5REGISTER-TRANSFER-LEVELIMPLEMENTATION

B.5.0General

B.5.1Design

Arithmeticandlogicunits

Controldesign

Data-pathdesign

Memorydesign

Styles(e.g.,parallel,pipeline,special-purpose)

B.5.2DesignAids

Automaticsynthesis

Hardwaredescriptionlanguages

Optimization

Simulation

Verification

B.5.3ReliabilityandTesting**(B.8)

Built-intests**

Error-checking**

Redundantdesign**

Testgeneration**

Testability**

B.5.mMiscellaneous

B.6LOGICDESIGN

B.6.0General

B.6.1DesignStyles

Cellulararraysandautomata

Combinationallogic

Logicarrays

Memorycontrolandaccess**

Memoryusedaslogic**

Parallelcircuits

Sequentialcircuits

B.6.2ReliabilityandTesting**(B.8)

Built-intests**

Error-checking**

Redundantdesign**

Testgeneration**

Testability**

B.6.3DesignAids

Automaticsynthesis

Hardwaredescriptionlanguages

Optimization

Simulation

Switchingtheory

Verification

B.6.mMiscellaneous

B.7INTEGRATEDCIRCUITS

B.7.0General

B.7.1TypesandDesignStyles

Advancedtechnologies

Algorithmsimplementedinhardware

Gatearrays

Input/outputcircuits

Memorytechnologies

Microprocessorsandmicrocomputers

Standardcells**

VLSI(verylargescaleintegration)

B.7.2DesignAids

Graphics

Layout

Placementandrouting

Simulation

Verification

B.7.3ReliabilityandTesting**(B.8)

Built-intests**

Error-checking**

Redundantdesign**

Testgeneration**

Testability**

B.7.mMiscellaneous

B.8PERFORMANCEANDRELIABILITY(C.4)(NEW)

B.8.0General(NEW)

B.8.1Reliability,Testing,andFault-Tolerance(NEW)

B.8.2PerformanceAnalysisandDesignAids(NEW)

B.8.mMiscellaneous(NEW)

B.mMISCELLANEOUS

Designmanagement

C.ComputerSystemsOrganization

C.0GENERAL

Hardware/softwareinterfaces

Instructionsetdesign(e.g.,RISC,CISC,VLIW)(REVISED)

Modelingofcomputerarchitecture(NEW)

Systemarchitectures

Systemsspecificationmethodology

C.1PROCESSORARCHITECTURES

C.1.0General

C.1.1SingleDataStreamArchitectures

Multiple-instruction-stream,single-data-streamprocessors(MISD)**

Pipelineprocessors**

RISC/CISC,VLIWarchitectures(NEW)

Single-instruction-stream,single-data-streamprocessors(SISD)**

VonNeumannarchitectures**

C.1.2MultipleDataStreamArchitectures(Multiprocessors)

Arrayandvectorprocessors

Associativeprocessors

Connectionmachines

Interconnectionarchitectures(e.g.,commonbus,multiportmemory,crossbarswitch)

Multiple-instruction-stream,multiple-data-streamprocessors(MIMD)

Parallelprocessors**

Pipelineprocessors**

Single-instruction-stream,multiple-data-streamprocessors(SIMD)

C.1.3OtherArchitectureStyles

Adaptablearchitectures

Analogcomputers(NEW)

Capabilityarchitectures**

Cellulararchitecture(e.g.,mobile)(REVISED)

Data-flowarchitectures

Heterogeneous(hybrid)systems(NEW)

High-levellanguagearchitectures**

Neuralnets

Pipelineprocessors(NEW)

Stack-orientedprocessors**

C.1.4ParallelArchitectures(NEW)

Distributedarchitectures(NEW)

Mobileprocessors(NEW)

C.1.mMiscellaneous

Analogcomputers**

Hybridsystems**

C.2COMPUTER-COMMUNICATIONNETWORKS

C.2.0General

Datacommunications

OpenSystemsInterconnectionreferencemodel(OSI)

Securityandprotection(e.g.,firewalls)(REVISED)

C.2.1NetworkArchitectureandDesign

AsynchronousTransferMode(ATM)(NEW)

Centralizednetworks**

Circuit-switchingnetworks

Distributednetworks

Framerelaynetworks(NEW)

ISDN(IntegratedServicesDigitalNetwork)

Networkcommunications

Networktopology

Packet-switchingnetworks(REVISED)

Storeandforwardnetworks

Wirelesscommunication(NEW)

C.2.2NetworkProtocols

Applications(SMTP,FTP,etc.)(NEW)

Protocolarchitecture(OSImodel)(REVISED)

Protocolverification

Routingprotocols(NEW)

C.2.3NetworkOperations

Networkmanagement

Networkmonitoring

Publicnetworks

C.2.4DistributedSystems

Client/server(NEW)

Distributedapplications

Distributeddatabases

Networkoperatingsystems

C.2.5LocalandWide-AreaNetworks(REVISED)

Accessschemes

Buses

Ethernet(e.g.,CSMA/CD)(NEW)

High-speed(e.g.,FDDI,fiberchannel,ATM)(NEW)

Internet(e.g.,TCP/IP)(NEW)

Tokenrings(REVISED)

C.2.6Internetworking(C.2.2)(NEW)

Routers(NEW)

Standards(e.g.,TCP/IP)(NEW)

C.2.mMiscellaneous

C.3SPECIAL-PURPOSEANDAPPLICATION-BASEDSYSTEMS(J.7)

Microprocessor/microcomputerapplications

Processcontrolsystems

Real-timeandembeddedsystems(REVISED)

Signalprocessingsystems

Smartcards(NEW)

C.4PERFORMANCEOFSYSTEMS

Designstudies

Faulttolerance(NEW)

Measurementtechniques

Modelingtechniques

Performanceattributes

Reliability,availability,andserviceability

C.5COMPUTERSYSTEMIMPLEMENTATION

C.5.0General

C.5.1LargeandMedium(``Mainframe'')Computers

Super(verylarge)computers

C.5.2Minicomputers**

C.5.3Microcomputers

Microprocessors

Personalcomputers

Portabledevices(e.g.,laptops,personaldigitalassistants)(NEW)

Workstations

C.5.4VLSISystems

C.5.5Servers(NEW)

C.5.mMiscellaneous

C.mMISCELLANEOUS

D.Software

D.0GENERAL

D.1PROGRAMMINGTECHNIQUES(E)

D.1.0General

D.1.1Applicative(Functional)Programming

D.1.2AutomaticProgramming(I.2.2)

D.1.3ConcurrentProgramming

Distributedprogramming

Parallelprogramming

D.1.4SequentialProgramming

D.1.5Object-orientedProgramming

D.1.6LogicProgramming

D.1.7VisualProgramming

D.1.mMiscellaneous

D.2SOFTWAREENGINEERING(K.6.3)

D.2.0General(K.5.1)

Protectionmechanisms

Standards

D.2.1Requirements/Specifications(D.3.1)

Elicitationmethods(e.g.,rapidprototyping,interviews,JAD)(NEW)

Languages

Methodologies(e.g.,object-oriented,structured)(REVISED)

Tools

D.2.2DesignToolsandTechniques(REVISED)

Computer-aidedsoftwareengineering(CASE)

Decisiontables

Evolutionaryprototyping(NEW)

Flowcharts

Modulesandinterfaces

Object-orienteddesignmethods(NEW)

Petrinets

Programmerworkbench**

Softwarelibraries

Statediagrams(NEW)

Structuredprogramming**

Top-downprogramming**

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 小学教育 > 数学

copyright@ 2008-2022 冰豆网网站版权所有

经营许可证编号:鄂ICP备2022015515号-1