CycloneIVSchematicReviewWorksheetWord文件下载.docx

上传人:b****6 文档编号:19692843 上传时间:2023-01-08 格式:DOCX 页数:49 大小:41.22KB
下载 相关 举报
CycloneIVSchematicReviewWorksheetWord文件下载.docx_第1页
第1页 / 共49页
CycloneIVSchematicReviewWorksheetWord文件下载.docx_第2页
第2页 / 共49页
CycloneIVSchematicReviewWorksheetWord文件下载.docx_第3页
第3页 / 共49页
CycloneIVSchematicReviewWorksheetWord文件下载.docx_第4页
第4页 / 共49页
CycloneIVSchematicReviewWorksheetWord文件下载.docx_第5页
第5页 / 共49页
点击查看更多>>
下载资源
资源描述

CycloneIVSchematicReviewWorksheetWord文件下载.docx

《CycloneIVSchematicReviewWorksheetWord文件下载.docx》由会员分享,可在线阅读,更多相关《CycloneIVSchematicReviewWorksheetWord文件下载.docx(49页珍藏版)》请在冰豆网上搜索。

CycloneIVSchematicReviewWorksheetWord文件下载.docx

WhenusingtheI/OAnalysistoolyoumustensuretherearenoerrorswithyourpinout.Additionally,youshouldcheckallwarningandcriticalwarningmessagestoevaluatetheirimpactonyourdesign.Youcanrightclickyourmouseoveranywarningorcriticalwarningmessageandselect“Help”.ThiswillbringopenanewHelpwindowwithfurtherinformationonthecauseofthewarning,andtheactionthatisrequired.

Forexample,thefollowingwarningisgeneratedwhenaPLLisdrivenbyaglobalnetworkwherethesourceisavaliddedicatedclockinputpin,butthepinisnotonededicatedtotheparticularPLL:

Warning:

PLL"

<

PLLInstanceName>

"

inputclockinclk[0]isnotfullycompensatedandmayhavereducedjitterperformancebecauseitisfedbyanon-dedicatedinput

Info:

InputportINCLK[0]ofnode"

isdrivenbyclock~clkctrlwhichisOUTCLKoutputportofClockControlBlocktypenodeclock~clkctrl

Thehelpfileprovidesthefollowing:

CAUSE:

ThespecifiedPLL'

sinputclockisnotdrivenbyadedicatedinputpin.Asaresult,theinputclockdelaywillnotbefullycompensatedbythePLL.Additionally,jitterperformancedependsontheswitchingrateofotherdesignelements.Thiscanalsooccurifaglobalsignalassignmentisappliedtotheclockinputpin,whichforcestheclocktousethenon-dedicatedglobalclocknetwork.

ACTION:

Ifyouwantcompensationofthespecifiedinputclockorbetterjitterperformance,connecttheinputclockonlytoaninputpin,orassigntheinputpinonlytoadedicatedinputclocklocationforthePLL.Ifyoudonotwantcompensationofthespecifiedinputclock,thensetthePLLtoNoCompensationmode.

Whenassigningtheinputpintotheproperdedicatedclockpinlocation,refertoClockNetworksandPLLsinCycloneIVDevices(PDF)fortheproperportmappingofdedicatedclockinputpinstoPLLs.

TherearemanyreportsavailableforuseafterasuccessfulcompilationorI/Oanalysis.Forexample,youcanusethe“AllPackagePins”and“I/OBankUsage”reportswithintheCompilation–Fitter–ResourceSectiontoseealloftheI/OstandardsandI/Oconfigurableoptionsthatareassignedtoallofthepinsinyourdesign,aswellasviewtherequiredVCCIOforeachI/Obank.Thesereportsmustmatchyourschematicpinconnections.

Thereviewtablehasthefollowingheading:

Plane/Signal

SchematicName

ConnectionGuidelines

Comments/Issues

Thefirstcolumn(Plane/Signal)liststheFPGAvoltageorsignalpinname.Youshouldonlyeditthiscolumntoremovededicatedordualpurposepinnamesthatarenotavailableforyourdevicedensityandpackageoption.

Thesecondcolumn(SchematicName)isforyoutoenteryourschematicname(s)forthesignal(s)orplaneconnectedtotheFPGApin(s).

Thethirdcolumn(ConnectionGuidelines)shouldbeconsidered“readonly”asthiscontainsAltera’srecommendedconnectionguidelinesforthevoltageplaneorsignal.

Thefourthcolumn(Comments/Issues)isanareaprovidedasa“notepad”foryoutocommentonanydeviationsfromtheconnectionguidelines,andtoverifyguidelinesaremet.Inmanycasestherearenotesthatprovidefurtherinformationanddetailthatcomplimenttheconnectionguidelines.

Hereisanexampleofhowtheworksheetcanbeused:

Plane/SignalnameprovidedbyAltera>

VCCINT

userenteredtext>

+1.2V

DeviceSpecificGuidelinesprovidedbyAltera>

Connectedto+1.2Vplane,noisolationisnecessary.

Missinglowandmediumrangedecoupling,checkPDN.

SeeNotes(1-1)(1-2)(1-3)(1-6)(1-7).

LegalNote:

 

PLEASEREVIEWTHEFOLLOWINGTERMSANDCONDITIONSCAREFULLYBEFOREUSINGTHISSCHEMATICREVIEWWORKSHEET(“WORKSHEET”)PROVIDEDTOYOU.BYUSINGTHISWORKSHEET,YOUINDICATEYOURACCEPTANCEOFSUCHTERMSANDCONDITIONS,WHICHCONSTITUTETHELICENSEAGREEMENT("

AGREEMENT"

)BETWEENYOUANDALTERACORPORATIONORITSAPPLICABLESUBSIDIARIES("

ALTERA"

).

1.SubjecttothetermsandconditionsofthisAgreement,Alteragrantstoyou,fornoadditionalfee,anon-exclusiveandnon-transferablerighttousethisWorksheetforthesolepurposeofverifyingthevalidityofthepinconnectionsofanAlteraprogrammablelogicdevice-baseddesign.YoumaynotusethisWorksheetforanyotherpurpose.TherearenoimpliedlicensesgrantedunderthisAgreement,andallrights,exceptforthosegrantedunderthisAgreement,remainwithAltera.

2.Alteradoesnotguaranteeorimplythereliability,orserviceability,ofthisWorksheetorotheritemsprovidedaspartofthisWorksheet.ThisWorksheetisprovided'

ASIS'

.ALTERADISCLAIMSALLWARRANTIES,EXPRESSORIMPLIED,INCLUDINGTHEIMPLIEDWARRANTIESOFMERCHANTABILITY,FITNESSFORAPARTICULARPURPOSE,ANDNON-INFRINGEMENT.ALTERAHASNOOBLIGATIONTOPROVIDEYOUWITHANYSUPPORTORMAINTENANCE.

3.InnoeventshalltheaggregateliabilityofAlterarelatingtothisAgreementorthesubjectmatterhereofunderanylegaltheory(whetherintort,contract,orotherwise),exceedOneHundredUS 

Dollars(US$100.00).InnoeventshallAlterabeliableforanylostrevenue,lostprofits,orotherconsequential,indirect,orspecialdamagescausedbyyouruseofthisWorksheetevenifadvisedofthepossibilityofsuchdamages.

4.ThisAgreementmaybeterminatedbyeitherpartyforanyreasonatanytimeupon30-days’priorwrittennotice.ThisAgreementshallbegovernedbythelawsoftheStateofCalifornia,withoutregardtoconflictoflaworchoiceoflawprinciples.YouagreetosubmittotheexclusivejurisdictionofthecourtsintheCountyofSantaClara,StateofCaliforniafortheresolutionofanydisputeorclaimarisingoutoforrelatingtothisAgreement.Thepartiesherebyagreethatthepartywhoisnotthesubstantiallyprevailingpartywithrespecttoadispute,claim,orcontroversyrelatingtothisAgreementshallpaythecostsactuallyincurredbythesubstantiallyprevailingpartyinrelationtosuchdispute,claim,orcontroversy,includingattorneys'

fees.FailuretoenforceanytermorconditionofthisAgreementshallnotbedeemedawaiveroftherighttolaterenforcesuchtermorconditionoranyothertermorconditionoftheAgreement.

BYUSINGTHISWORKSHEET,YOUACKNOWLEDGETHATYOUHAVEREADTHISAGREEMENT,UNDERSTANDIT,ANDAGREETOBEBOUNDBYITSTERMSANDCONDITIONS.YOUANDALTERAFURTHERAGREETHATITISTHECOMPLETEANDEXCLUSIVESTATEMENTOFTHEAGREEMENTBETWEENYOUANDALTERA,WHICHSUPERSEDESANYPROPOSALORPRIORAGREEMENT,ORALORWRITTEN,ANDANYOTHERCOMMUNICATIONSBETWEENYOUANDALTERARELATINGTOTHESUBJECTMATTEROFTHISAGREEMENT.

Index

SectionI:

Power

SectionII:

Configuration

SectionIII:

Transceiver

SectionIV:

I/O

a:

ClockPins

b:

DedicatedandDualPurposePins

c:

DualPurposeDifferentialI/Opins

SectionV:

ExternalMemoryInterfacePins

DDR/2InterfacePins

DDR/2TerminationGuidelines

SectionVI:

DocumentRevisionHistory

Power

CycloneIVRecommendedReferenceLiterature/ToolList

CycloneIVPinOutFiles

CycloneIVDeviceFamilyPinConnectionGuidelines(PDF)

CycloneIIIandCycloneIVPowerPlayEarlyPowerEstimator

CycloneIIIandCycloneIVPowerPlayEarlyPowerEstimatorUserGuide(PDF)

PowerDeliveryNetwork(PDN)ToolForArria®

V,Stratix®

V,CycloneIV,andArriaIIGZDevices

Device-SpecificPowerDeliveryNetwork(PDN)ToolUserGuide(PDF)

PowerPlayPowerAnalyzerSupportResources

AN592:

CycloneIVDesignGuidelines(PDF)

AN583:

DesigningPowerIsolationFilterswithFerriteBeadsforAlteraFPGAs(PDF)

AN597:

GettingStartedFlowforBoardDesigns(PDF)

AlteraBoardDesignResourceCenter(Generalboarddesignguidelines,PDNdes

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 解决方案 > 学习计划

copyright@ 2008-2022 冰豆网网站版权所有

经营许可证编号:鄂ICP备2022015515号-1