考试B卷.docx

上传人:b****7 文档编号:9510788 上传时间:2023-02-05 格式:DOCX 页数:19 大小:185.72KB
下载 相关 举报
考试B卷.docx_第1页
第1页 / 共19页
考试B卷.docx_第2页
第2页 / 共19页
考试B卷.docx_第3页
第3页 / 共19页
考试B卷.docx_第4页
第4页 / 共19页
考试B卷.docx_第5页
第5页 / 共19页
点击查看更多>>
下载资源
资源描述

考试B卷.docx

《考试B卷.docx》由会员分享,可在线阅读,更多相关《考试B卷.docx(19页珍藏版)》请在冰豆网上搜索。

考试B卷.docx

考试B卷

 

电子科技大学2011-2012学年第二学期期末考试B卷

课程名称:

_数字逻辑设计及应用__考试形式:

闭卷考试日期:

2012年7月2日考试时长:

_120___分钟

课程成绩构成:

平时30%,期中30%,实验0%,期末40%

本试卷试题由__六___部分构成,共__6___页。

题号

合计

得分

I.Fillyouranswersintheblanks(2’X15=30’)

1.Ifthetwoaddersofa4-bitbinaryadder74x283(Figure1.)are(1010)two’sand(1101)two’s,itssumisnotoverflow.ThenitsinputC0shouldbe(),itssumS3S2S1S0=()two’s.

 

Figure1.

2.Acircuitwith4flip-flopscanstore()bitbinarynumbers,thatis,include()statesatmost.

3.If

thenFD=

(),and

().

4.Amodulo-20countercircuitneeds()Dfilp-flopsatleast.Amodulo-196countercircuitneeds()4-bitcountersof74x163atleast.

5.An8-bitringcounterhas()normalstates.Ifwewanttorealizethesamenumbernormalstates,weneeda()bittwisted-ringcounter.

6.Todesigna"01101100"serialsequencegeneratorbyshiftregisters,weneeda()-bitshiftregisterasleast.

7.Asequentialcircuitwhoseoutputdependsonthestatesandinputsiscalleda()statemachine.

8.A8×4ROMstoresatruthtableofcombinationallogicfunction.Thiscombinationallogicfunctionhas()inputsand()outputs.

9.ThestatediagramofaMoorestatemachineisshownasFigure2.IftheinitiatestateQ3Q2Q1Q0is1001,theoutputsequenceofQ3is().

1001

0011

0111

1111

1110

1100

Figure2.

得分

II.Pleaseselecttheonlyonecorrectanswerinthefollowingquestions.(2’X5=10)

1.ForJohnsoncounterandringcounter,()iscorrect.

A.Ann-bitringcounterhas2nactivestates.

B.Ann-bitJohnsoncounterhas2nactivestates.

C.Ann-bitringcounterhas2n-2nactivestates.

D.Ann-bitJohnsoncounterhas2n-nactivestates.

2.Using4-bitsynchronousbinarycounter74x163ordecadecounter74x162todesignacounterfrom0to193,()iscorrect.

A.Itneedsatleastthree74x163.

B.Itneedsatleastthree74x162.

C.Itneedsatleasttwo74x162.

D.Itneedsatleastfour74x163.

3.Forthedispositionofunusedstates,()isnotcorrect.

A.Inminimalrisk,thenextstateoftheunusedstateismarkedas“don’t-caresd”.

B.Minimalriskcangetaself-correctcircuit.

C.Minimalcostcangetasimplestcircuit.

D.Inminimalcost,thenextstateoftheunusedstateismarkedas“don’t-caresd”.

4.Ifthenextstateofanedge-triggeredJ-Kflip-flopis“0”,thenwhichoffollowingisnotthepossibleof(J,K)()

A.(0,0)B.(0,1)C.(1,1)D.(1,0)

5.Thereisastate/outputtableofasequentialmachineasthetable1,whattheinputsequencesisdetected?

()

A.11110B.11010C.10110D.10010

S

X

0

1

A

A,0

B,0

B

C,0

B,0

C

A,0

D,0

D

C,0

E,0

E

C,1

B,0

S*,Z

Table1

 

 

得分

.ThereisalogiccircuitandtheinputsA,BandCarecorrespondingtotheoutputsFA,FBandFC.ThewaveformsofinputsandoutputsareshowninFig.3.Analyzethecircuit.[15’]

(1)Filloutthetruthtable.[9’]

(2)WriteouttheexpressionoftheoutputsFA,FBandFC.[6’]

A

B

C

FA

FB

FC

0

0

0

0

0

1

0

1

0

0

1

1

1

0

0

1

0

1

1

1

0

1

1

1

A

B

C

FA

FB

FC

Fig.3

得分

.AnalyzetheclockedsynchronousstatemachineshowninFig.4.[15’]

(1)Writeouttheexcitationequationsandoutputequationofthecircuit.[5’]

(2)Filloutthetransition/outputtable.[10’]

Fig.4

Thetransition/outputtable:

Q2Q1

X

C

01

00

01

10

11

Q2*Q1*

 

得分

V.DesignaclocksynchronousstatemachinewithDFlip-Flops.Itsstate/outputtableisshowninTable.2.ThestateassignmentareA:

Q1Q2=00,B:

Q1Q2=01,C:

Q1Q2=11,D:

Q1Q2=10.[15’]

(1).Writeoutthetransition/outputtable.[6’]

(2).Writeouttheexcitationequationsandtheoutputequation.[9’]

Table.2state/outputtabletransition/outputtable

得分

VI.Designasequencesignal“110010”generatoronlywith74x163and74x151.[15’]

(1).WriteouttheinputequationofLD_Landtheloadvalue“DCBA”.[4’]

(2).FinishtheuncompletedlinklinesofcircuitshowninFig.5.[11’]

(Note:

a.onlywith74x163and74x151,noothergates;b.theinitialstateQDQCQBQA=0000)

74X163的功能表

输入

当前状态

下一状态

输出

CLR_L

LD_L

ENT

ENP

QDQCQBQA

QD*QC*QB*QA*

RCO

0

X

X

X

XXXX

0000

0

1

0

X

X

XXXX

DCBA

0

1

1

0

X

XXXX

QDQCQBQA

0

1

1

X

0

XXXX

QDQCQBQA

0

1

1

1

1

0000

0001

0

1

1

1

1

0001

0010

0

1

1

1

1

0010

0011

0

1

1

1

1

0011

0100

0

1

1

1

1

………….

…………..

0

1

1

1

1

1111

0000

1

74x151的真值表

Fig.5

 

参考解答

电子科技大学2011-2012学年第二学期期末考试B卷

课程名称:

_数字逻辑设计及应用_考试形式:

闭卷考试日期:

2012年7月2日考试时长:

120_分钟

课程成绩构成:

平时30%,期中30%,实验0%,期末40%

本试卷试题由__六___部分构成,共__6___页。

题号

合计

得分

得分

I.Fillyouranswersintheblanks(2’X15=30’)

10.Ifthetwoaddersofa4-bitbinaryadder74x283(Figure1.)are(1010)two’sand(1101)two’s,itssumisnotoverflow,itsinputC0is

(1),itssumS3S2S1S0=(1000)two’s.

 

74x283

C0

A0

B0

A1

B1

A2

B2

A3

B3

S0

S1

S2

S3

C4

7

5

6

3

2

14

15

12

11

4

1

13

10

9

Figure1.

11.Acircuitwith4flip-flopscanstore(4)bitbinarynumbers,thatis,include(16)statesatmost.

12.If

thenFD=

(0,2,5,6),and

(0,3,4,6).

13.Amodulo-20countercircuitneeds(5)Dfilp-flopsatleast.Amodulo-196countercircuitneeds

(2)4-bitcountersof74x163atleast.

14.A8-bitringcounterhas(8)normalstates.Ifwewanttorealizethesamenumbernormalstates,weneeda(4)bittwisted-ringcounter.

15.Todesigna"01101100"serialsequencegeneratorbyshiftregisters,weneeda(5)-bitshiftregisterasleast.

16.Asequentialcircuitwhoseoutputdependsonthestatesandinputsiscalleda(Mealy)statemachine.

17.A8×4ROMstoresatruthtableofcombinationallogicfunction.Thiscombinationallogicfunctionhas(3)inputsand(4)outputs.

18.ThestatediagramofaMoorestatemachineisshownasFigure2.IftheinitiatestateQ3Q2Q1Q0is1001,theoutputsequenceofQ3is(100111).

Figure2.

得分

II.Pleaseselecttheonlyonecorrectanswerinthefollowingquestions.(2’X5=10)

19.1.ForJohnsoncounterandringcounter,(B)iscorrect.

20.A.An-bitringcounterhas2nactivestates.

21.B.An-bitJohnsoncounterhas2nactivestates.

22.C.An-bitringcounterhas2n-2nactivestates.

23.D.An-bitJohncounterhas2n-nactivestates.

24.2.Using4-bitsynchronousbinarycounter74x163ordecadecounter74x162todesignacounterfrom0to193,(B)iscorrect.

25.A.Itneedsatleastthree74x163.

26.B.Itneedsatleastthree74x162.

27.C.Itneedsatleasttwo74x162.

28.D.Itneedsatleastfour74x163.

29.3.Forthedispositionofunusedstates,(A)isnotcorrect.

30.A.Inminimalrisk,thenextstateoftheunusedstateismarkedas“don’t-caresd”.

31.B.Minimalriskcangetaself-correctcircuit.

32.C.Minimalcostcangetasimplestcircuit.

33.D.Inminimalcost,thenextstateoftheunusedstateismarkedas“don’t-caresd”.

4.Ifthenextstateofanedge-triggeredJ-Kflip-flopis“0”,thenwhichoffollowingisnotthepossible(J,K)(D)

A)(0,0)B)(0,1)C)(1,1)D)(1,0)

5.Thereisastate/outputtableofasequentialmachineasthetable1,whattheinputsequencesisdetected?

(C)

S

X

0

1

A

A,0

B,0

B

C,0

B,0

C

A,0

D,0

D

C,0

E,0

E

C,1

B,0

S*,Z

A)11110B)11010C)10110D)10010

Table1

 

 

得分

III.ThereisalogiccircuitandtheinputsA,BandCarecorrespondingtotheoutputsFA,FBandFC.ThewaveformsofinputsandoutputsareshowninFig.1.Analyzethecircuit.[15’]

(3)Filloutthetruthtable.[9’]

(4)WriteouttheexpressionoftheoutputsFA,FBandFC.[6’]

A

B

C

FA

FB

FC

0

0

0

0

0

1

0

1

0

0

1

1

1

0

0

1

0

1

1

1

0

1

1

1

Fig.11

A

B

C

FA

FB

FC

0

0

0

0

0

0

0

0

1

0

0

1

0

1

0

0

1

0

0

1

1

0

0

1

1

0

0

1

0

0

1

0

1

0

0

1

1

1

0

0

1

0

1

1

1

0

0

1

 

FA=AB’C’

FB=BC’

FC=C

 

IV.

得分

AnalyzetheclockedsynchronousstatemachineshowninFig.2.[15’]

(3)Writeouttheexcitationequationsandoutputequationofthecircuit.[5’]

(4)Filloutthetransition/outputtable.[10’]

Fig.2

Thetransition/outputtable:

Q2Q1

X

C

01

00

01

10

11

Q2*Q1*

Q2Q1

X

C

01

00

0001

0

01

0010

0

10

1111

0

11

0001

1

Q2*Q1*

 

激励方程:

;

;

;

;

输出方程:

 

V.DesignaclocksynchronousstatemachinewithDFlip-Flops.Itsstate/outputtableisshowninTable.2.ThestateassignmentareA:

Q1Q2=00,B:

Q1Q2=01,C:

Q1Q2=11,D:

Q1Q2=10.[15’]

(1).Writeoutthetransition/outputtable.[6’]

(2).Writeouttheexcitationequationsandtheoutputequation.[9’]

1.转移输出表为:

Table.2state/outputtable

2.

方程

VI.Designasequencesignal“110010”generatoronlywith74x163and74x151.[15’]

(1).WriteouttheinputequationofLD_Landtheloadvalue“DCBA”.[4’]

(2).FinishtheuncompletedlinklinesofcircuitshowninFig.3.[11’]

(Note:

a.onlywith74x163and74x151,noothergates;b.theinitialstateQDQCQBQA=0000)

74X163的功能表

输入

当前状态

下一状态

输出

CLR_L

LD_L

ENT

ENP

QDQCQBQA

QD*QC*QB*QA*

RCO

0

X

X

X

XXXX

0000

0

1

0

X

X

XXXX

DCBA

0

1

1

0

X

XXXX

QDQCQBQA

0

1

1

X

0

XXXX

QDQCQBQA

0

1

1

1

1

0

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 工程科技 > 机械仪表

copyright@ 2008-2022 冰豆网网站版权所有

经营许可证编号:鄂ICP备2022015515号-1