英语I2C总线规范21部分Word下载.docx

上传人:b****6 文档编号:15931496 上传时间:2022-11-17 格式:DOCX 页数:11 大小:180.32KB
下载 相关 举报
英语I2C总线规范21部分Word下载.docx_第1页
第1页 / 共11页
英语I2C总线规范21部分Word下载.docx_第2页
第2页 / 共11页
英语I2C总线规范21部分Word下载.docx_第3页
第3页 / 共11页
英语I2C总线规范21部分Word下载.docx_第4页
第4页 / 共11页
英语I2C总线规范21部分Word下载.docx_第5页
第5页 / 共11页
点击查看更多>>
下载资源
资源描述

英语I2C总线规范21部分Word下载.docx

《英语I2C总线规范21部分Word下载.docx》由会员分享,可在线阅读,更多相关《英语I2C总线规范21部分Word下载.docx(11页珍藏版)》请在冰豆网上搜索。

英语I2C总线规范21部分Word下载.docx

JANUARY2000

11EXTENSIONSTOTHESTANDARD-MODEI2C-BUSSPECIFICATION

TheStandard-modeI2C-busspecification,withitsdatatransferrateofupto100kbit/sand7-bitaddressing,hasbeeninexistencesincethebeginningofthe1980’s.ThisconceptrapidlygrewinpopularityandistodayacceptedworldwideasadefactostandardwithseveralhundreddifferentcompatibleICsonofferfromPhilipsSemiconductorsandothersuppliers.Tomeetthedemandsforhigherspeeds,aswellasmakeavailablemoreslaveaddressforthegrowingnumberofnewdevices,theStandard-modeI2C-busspecificationwasupgradedovertheyearsandtodayisavailablewiththefollowingextensions:

Fast-mode,withabitrateupto400kbit/s.

High-speedmode(Hs-mode),withabitrateupto3.4Mbit/s.

10-bitaddressing,whichallowstheuseofupto1024additionalslaveaddresses.

TherearetwomainreasonsforextendingtheregularI2C-busspecification:

Manyoftoday’sapplicationsneedtotransferlargeamountsofserialdataandrequirebitratesfarinexcessof100kbit/s(Standard-mode),oreven400kbit/s(Fast-mode).Asaresultofcontinuingimprovementsinsemiconductortechnologies,I2C-busdevicesarenowavailablewithbitratesofupto3.4Mbit/s(Hs-mode)withoutanynoticeableincreasesinthemanufacturing

costoftheinterfacecircuitry.

Asmostofthe112addressesavailablewiththe7-bitaddressingschemeweresoonallocated,itbecameapparentthatmoreaddresscombinationswererequiredtopreventproblemswiththeallocationofslaveaddressesfornewdevices.Thisproblemwasresolvedwiththenew10-bitaddressingscheme,whichallowedaboutatenfoldincreaseinavailableaddresses.

NewslavedeviceswithaFast-orHs-modeI2C-businterfacecanhavea7-ora10-bitslaveaddress.Ifpossible,a7-bitaddressispreferredasitisthecheapesthardwaresolutionandresultsintheshortestmessagelength.Deviceswith7-and10-bitaddressescanbemixedinthesameI2C-bussystemregardlessofwhetheritisanF/S-orHs-modesystem.Bothexistingandfuturemasterscangenerateeither7-or10-bitaddresses.

12FAST-MODE

WiththeFast-modeI2C-busspecification,theprotocol,format,logiclevelsandmaximumcapacitiveloadfortheSDAandSCLlinesquotedintheStandard-modeI2C-busspecificationareunchanged.NewdeviceswithanI2C-businterfacemustmeetatleasttheminimumrequirementsoftheFast-orHs-modespecification(seeSection13).

Fast-modedevicescanreceiveandtransmitatupto400kbit/s.Theminimumrequirementisthattheycansynchronizewitha400kbit/stransfer;

theycanthenprolongtheLOWperiodoftheSCLsignaltoslowdownthetransfer.Fast-modedevicesaredownward-compatibleandcancommunicatewithStandard-modedevicesina0to100kbit/sI2C-bussystem.AsStandard-modedevices,however,arenotupwardcompatible,theyshouldnotbeincorporatedinaFast-modeI2C-bussystemastheycannotfollowthehighertransferrateand

unpredictablestateswouldoccur.

TheFast-modeI2C-busspecificationhasthefollowingadditionalfeaturescomparedwiththeStandard-mode:

Themaximumbitrateisincreasedto400kbit/s.

Timingoftheserialdata(SDA)andserialclock(SCL)signalshasbeenadapted.ThereisnoneedforcompatibilitywithotherbussystemssuchasCBUSbecausetheycannotoperateattheincreasedbitrate.

TheinputsofFast-modedevicesincorporatespikesuppressionandaSchmitttriggerattheSDAandSCLinputs.

TheoutputbuffersofFast-modedevicesincorporateslopecontrolofthefallingedgesoftheSDAandSCLsignals.

IfthepowersupplytoaFast-modedeviceisswitchedoff,theSDAandSCLI/Opinsmustbefloatingsothattheydon’tobstructthebuslines.

Theexternalpull-updevicesconnectedtothebuslinesmustbeadaptedtoaccommodatetheshortermaximumpermissiblerisetimefortheFast-modeI2C-bus.Forbusloadsupto200pF,thepull-updeviceforeachbuslinecanbearesistor;

forbusloadsbetween200pFand400pF,thepull-updevicecanbeacurrentsource(3mAmax.)oraswitchedresistorcircuit(seeFig.43).

13Hs-MODE

High-speedmode(Hs-mode)devicesofferaquantumleapinI2C-bustransferspeeds.Hs-modedevicescantransferinformationatbitratesofupto3.4Mbit/s,yettheyremainfullydownwardcompatiblewithFast-orStandard-mode(F/S-mode)devicesforbi-directionalcommunicationinamixed-speedbussystem.WiththeexceptionthatarbitrationandclocksynchronizationisnotperformedduringtheHs-modetransfer,thesameserialbusprotocolanddataformatismaintainedaswiththeF/S-modesystem.Dependingontheapplication,newdevicesmayhaveaFastorHs-modeI2C-businterface,althoughHs-modedevicesarepreferredastheycanbedesigned-intoagreaternumberofapplications.

13.1Highspeedtra

展开阅读全文
相关资源
猜你喜欢
相关搜索

当前位置:首页 > 初中教育 > 语文

copyright@ 2008-2022 冰豆网网站版权所有

经营许可证编号:鄂ICP备2022015515号-1