ImageVerifierCode 换一换
格式:DOCX , 页数:14 ,大小:149.84KB ,
资源ID:18627744      下载积分:3 金币
快捷下载
登录下载
邮箱/手机:
温馨提示:
快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。 如填写123,账号就是123,密码也是123。
特别说明:
请自助下载,系统不会自动发送文件的哦; 如果您已付费,想二次下载,请登录后访问:我的下载记录
支付方式: 支付宝    微信支付   
验证码:   换一换

加入VIP,免费下载
 

温馨提示:由于个人手机设置不同,如果发现不能下载,请复制以下地址【https://www.bdocx.com/down/18627744.html】到电脑端继续下载(重复下载不扣费)。

已注册用户请登录:
账号:
密码:
验证码:   换一换
  忘记密码?
三方登录: 微信登录   QQ登录  

下载须知

1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。
2: 试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
3: 文件的所有权益归上传用户所有。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 本站仅提供交流平台,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

版权提示 | 免责声明

本文(使用labview fpga模块开发可编程自动化控制器外文文献及翻译大学论文Word下载.docx)为本站会员(b****6)主动上传,冰豆网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知冰豆网(发送邮件至service@bdocx.com或直接QQ联系客服),我们立即给予删除!

使用labview fpga模块开发可编程自动化控制器外文文献及翻译大学论文Word下载.docx

1、oftransmittermoduleisloopedbacktorxinputreceivermodule.ThisallowsbeusedastestsignalgeneratorforDatacanwritteninparallelformatandserialmodule,datareceivedfinallyreadoutfromInorderautomatetestingUARTmuchpossible,treeindependentVerilogtaskswerefollows.The task“write_to_transmitter”holdsallnecessarystat

2、ementsrequiredgenerateasinglewritesequencethatareuponexecution“write_to_transmitter”task,getlatchedinternallateranalysis.task“read_out_receiver” parallel“compare_data”compareprevious thecorrespondingmostrecentreceiverIfanydiscrepancyoccurs,flagsanerrorbywritingvalueswellsimulationimmediatelystoppedi

3、foccurs.Besidesabovementionedtasks,mclkx16,masterresetsignals“txrx”loopfeature.consideredtrivial,willnotillustratedhere,butreferredwithinitself.corebehaviorallevel“forloop”executespossiblecombinationsverifysamegetsproperlyreceiver.showed below in figure 21.Nextportdefinitionscomesdirections.Directio

4、nsspecifiedinput,orinout(bidirectional),table1.Next specificationdirectionsdeclarationsignals.Internaldeclared“wire”“reg”types.Signalstypecontinuosassignments,alsocalledcombinatorialstatements.assignments“always”block,oftenusesequentiallogicnecessarily.ForfurtherexplanationseeaVerilogreferencebook.t

5、ypes3.Wehavenowpasseddeclarations,readylookatactualimplementation.Usinghardwaredescriptionlanguageus describefunctionmoremanner,ratherthanfocusonitsimplementationgatesoftwareprogramminglanguage, functionsproceduresbreakslargerprogramsintoreadable,manageablecertainlymaintainablepieces.providesfunctio

6、nsconstructs,analogousprocedures.A taskequivalentmultiplelinescode,wherecertaininputsaffectsoutputsvariables.usuallytakesplacecoderepeatedlydesign,hencemakesdesigneasiermaintain. caninputs,alwaysonlyoneoutput,whilebothevensomecases,noneach.Belowshownholdstatements,describe“shift”modeWith the LabVIEW

7、 FPGA Module and NI RIO hardware, you now can use LabVIEW, a high-level graphical development environment designed specifically for measurement and control applications, to create PACs that have the customization, flexibility, and high-performance of FPGAs. Because the LabVIEW FPGA Module configures

8、 custom circuitry in hardware, your system can process and generate synchronized analog and digital signals rapidly and deterministically. Figure 1 illustrates many of the NI RIO devices that you can configure using the LabVIEW FPGA Module.Figure 1. LabVIEW FPGA VI Block Diagram and RIO Hardware Pla

9、tforms NI RIO Hardware for PACs Historically, programming FPGAs has been limited to engineers who have in-depth knowledge of VHDL or other low-level design tools, which require overcoming a very steep learning curve. With the LabVIEW FPGA Module, NI has opened FPGA technology to a broader set of eng

10、ineers who can now define FPGA logic using LabVIEW graphical development. Measurement and control engineers can focus primarily on their test and control application, where their expertise lies, rather than the low-level semantics of transferring logic into the cells of the chip. The LabVIEW FPGA Mo

11、dule model works because of the tight integration between the LabVIEW FPGA Module and the commercial off-the-shelf (COTS) hardware architecture of the FPGA and surrounding I/O components.National Instruments PACs provide modular, off-the-shelf platforms for your industrial control applications. With

12、 the implementation of RIO technology on PCI, PXI, and Compact Vision System platforms and the introduction of RIO-based CompactRIO, engineers now have the benefits of a COTS platform with the high-performance, flexibility, and customization benefits of FPGAs at their disposal to build PACs. Nationa

13、l Instruments PCI and PXI R Series plug-in devices provide analog and digital data acquisition and control for high-performance, user-configurable timing and synchronization, as well as onboard decision making on a single device. Using these off-the-shelf devices, you can extend your NI PXI or PCI industrial control system to include high-speed discrete and analog control, custom sensor interfaces, and precise timing and control. NI CompactRIO, a platform centered on RIO technology, provides a small, industrially rugged, modular PAC platfo

copyright@ 2008-2022 冰豆网网站版权所有

经营许可证编号:鄂ICP备2022015515号-1