Fundamentals of Singlechip Microcomputer外文文献翻译 电子.docx

Fundamentals of Singlechip Microcomputer外文文献翻译 电子.docx

《Fundamentals of Singlechip Microcomputer外文文献翻译 电子.docx》由会员分享，可在线阅读，更多相关《Fundamentals of Singlechip Microcomputer外文文献翻译 电子.docx（8页珍藏版）》请在冰豆网上搜索。

FundamentalsofSinglechipMicrocomputer外文文献翻译电子

FundamentalsofSingle-chipMicrocomputer外文文献翻译电子信息工程单片机基础中英文对照

外文原文FundamentalsofSingle-chipMicrocomputerDr.DobbsMacintoshJournalAbstractThesingle-chipmicrocomputeristheculminationofboththedevelopmentofthedigitalcomputerandtheintegratedcircuitarguablythetowmostsignificantinventionsofthe20thcentury.Thesetowtypesofarchitecturearefoundinsingle-chipmicrocomputer.Someemploythesplitprogram/datamemoryoftheHarvardarchitecture,showninFig.3-5A-1,othersfollowthephilosophy,widelyadaptedforgeneral-purposecomputersandmicroprocessors,ofmakingnologicaldistinctionbetweenprogramanddatamemoryasinthePrincetonarchitecture.Ingeneraltermsasingle-chipmicrocomputerischaracterizedbytheincorporationofalltheunitsofacomputerintoasingledevice.Keyword:

Single-chipMicrocomputerROMRAMProgrammingAlgorithmFeatures?

CompatiblewithMCS-51?

Products?

4KBytesofIn-SystemReprogrammableFlashMemory–Endurance:

1,000Write/EraseCycles?

FullyStaticOperation:

0Hzto24MHz?

Three-levelProgramMemoryLock?

128x8-bitInternalRAM?

32ProgrammableI/OLines?

Two16-bitTimer/Counters?

SixInterruptSources?

ProgrammableSerialChannel?

Low-powerIdleandPower-downModesDescriptionTheAT89C51isalow-power,high-performanceCMOS8-bitmicrocomputerwith4KbytesofFlashprogrammableanderasablereadonlymemory（PEROM）.ThedeviceismanufacturedusingAtmel’shigh-densitynonvolatilememorytechnologyandiscompatiblewiththeindustry-standardMCS-51instructionsetandpinout.Theon-chipFlashallowstheprogrammemorytobereprogrammedin-systemorbyaconventionalnonvolatilememoryprogrammer.Bycombiningaversatile8-bitCPUwithFlashonamonolithicchip,theAtmelAT89C51isapowerfulmicrocomputerwhichprovidesahighly-flexibleandcost-effectivesolutiontomanyembeddedcontrolapplications.TheAT89C51providesthefollowingstandardfeatures:

4KbytesofFlash,128bytesofRAM,32I/Olines,two16-bittimer/counters,afivevectortwo-levelinterruptarchitecture,afullduplexserialport,on-chiposcillatorandclockcircuitry.Inaddition,theAT89C51isdesignedwithstaticlogicforoperationdowntozerofrequencyandsupportstwosoftwareselectablepowersavingmodes.TheIdleModestopstheCPUwhileallowingtheRAM,timer/counters,serialportandinterruptsystemtocontinuefunctioning.ThePower-downModesavestheRAMcontentsbutfreezestheoscillatordisablingallotherchipfunctionsuntilthenexthardwarereset.PinConfigurationsBlockDiagramPinDescriptionVCCSupplyvoltage.GNDGround.Port0Port0isan8-bitopen-drainbi-directionalI/Oport.Asanoutputport,eachpincansinkeightTTLinputs.When1sarewrittentoport0pins,thepinscanbeusedashighimpedanceinputs.Port0mayalsobeconfiguredtobethemultiplexedloworderaddress/databusduringaccessestoexternalprogramanddatamemory.InthismodeP0hasinternalpullups.Port0alsoreceivesthecodebytesduringFlashprogramming,andoutputsthecodebytesduringprogramverification.Externalpullupsarerequiredduringprogramverification.Port1Port1isan8-bitbi-directionalI/Oportwithinternalpullups.ThePort1outputbufferscansink/sourcefourTTLinputs.When1sarewrittentoPort1pinstheyarepulledhighbytheinternalpullupsandcanbeusedasinputs.Asinputs,Port1pinsthatareexternallybeingpulledlowwillsourcecurrent（IIL）becauseoftheinternalpullups.Port1alsoreceivesthelow-orderaddressbytesduringFlashprogrammingandverification.Port2Port2isan8-bitbi-directionalI/Oportwithinternalpullups.ThePort2outputbufferscansink/sourcefourTTLinputs.When1sarewrittentoPort2pinstheyarepulledhighbytheinternalpullupsandcanbeusedasinputs.Asinputs,Port2pinsthatareexternallybeingpulledlowwillsourcecurrent（IIL）becauseoftheinternalpullups.Port2emitsthehigh-orderaddressbyteduringfetchesfromexternalprogrammemoryandduringaccessestoexternaldatamemorythatuse16-bitaddresses（MOVX@DPTR）.Inthisapplication,itusesstronginternalpullupswhenemitting1s.Duringaccessestoexternaldatamemorythatuse8-bitaddresses（MOVX@RI）,Port2emitsthecontentsoftheP2SpecialFunctionRegister.Port2alsoreceivesthehigh-orderaddressbitsandsomecontrolsignalsduringFlashprogrammingandverification.Port3Port3isan8-bitbi-directionalI/Oportwithinternalpullups.ThePort3outputbufferscansink/sourcefourTTLinputs.When1sarewrittentoPort3pinstheyarepulledhighbytheinternalpullupsandcanbeusedasinputs.Asinputs,Port3pinsthatareexternallybeingpulledlowwillsourcecurrent（IIL）becauseofthepullups.Port3alsoservesthefunctionsofvariousspecialfeaturesoftheAT89C51aslistedbelow:

Port3a