StratixVGXGSESchematicReviewWorksheetWord下载.docx
《StratixVGXGSESchematicReviewWorksheetWord下载.docx》由会员分享,可在线阅读,更多相关《StratixVGXGSESchematicReviewWorksheetWord下载.docx(83页珍藏版)》请在冰豆网上搜索。
![StratixVGXGSESchematicReviewWorksheetWord下载.docx](https://file1.bdocx.com/fileroot1/2022-11/20/17d21419-9b3c-437d-af61-29bb374afbb5/17d21419-9b3c-437d-af61-29bb374afbb51.gif)
WhenusingtheI/OAnalysistoolyoumustensuretherearenoerrorswithyourpinout.Additionally,youshouldcheckallwarningandcriticalwarningmessagestoevaluatetheirimpactonyourdesign.Youcanrightclickyourmouseoveranywarningorcriticalwarningmessageandselect“Help”.ThiswillbringopenanewHelpwindowwithfurtherinformationonthecauseofthewarning,andtheactionthatisrequired.
Forexample,thefollowingwarningisgeneratedwhenaPLLisdrivenbyaglobalnetworkwherethesourceisavaliddedicatedclockinputpin,butthepinisnotonededicatedtotheparticularPLL:
Warning:
PLL"
<
PLLInstanceName>
"
inputclockinclk[0]isnotfullycompensatedandmayhavereducedjitterperformancebecauseitisfedbyanon-dedicatedinput
Info:
InputportINCLK[0]ofnode"
isdrivenbyclock~clkctrlwhichisOUTCLKoutputportofClockControlBlocktypenodeclock~clkctrl
Thehelpfileprovidesthefollowing:
CAUSE:
ThespecifiedPLL'
sinputclockisnotdrivenbyadedicatedinputpin.Asaresult,theinputclockdelaywillnotbefullycompensatedbythePLL.Additionally,jitterperformancedependsontheswitchingrateofotherdesignelements.Thiscanalsooccurifaglobalsignalassignmentisappliedtotheclockinputpin,whichforcestheclocktousethenon-dedicatedglobalclocknetwork.
ACTION:
Ifyouwantcompensationofthespecifiedinputclockorbetterjitterperformance,connecttheinputclockonlytoaninputpin,orassigntheinputpinonlytoadedicatedinputclocklocationforthePLL.Ifyoudonotwantcompensationofthespecifiedinputclock,thensetthePLLtoNoCompensationmode.
Whenassigningtheinputpintotheproperdedicatedclockpinlocation,refertoClockNetworksandPLLsinStratixVDevices(PDF)fortheproperportmappingofdedicatedclockinputpinstoPLLs.
TherearemanyreportsavailableforuseafterasuccessfulcompilationorI/Oanalysis.Forexample,youcanusethe“AllPackagePins”and“I/OBankUsage”reportswithintheCompilation–Fitter–ResourceSectiontoseealloftheI/OstandardsandI/Oconfigurableoptionsthatareassignedtoallofthepinsinyourdesign,aswellasviewtherequiredVCCIOforeachI/Obank.Thesereportsmustmatchyourschematicpinconnections.
Thereviewtablehasthefollowingheading:
Plane/Signal
SchematicName
ConnectionGuidelines
Comments/Issues
Thefirstcolumn(Plane/Signal)liststheFPGAvoltageorsignalpinname.Youshouldonlyeditthiscolumntoremovededicatedordualpurposepinnamesthatarenotavailableforyourdevicedensityandpackageoption.
Thesecondcolumn(SchematicName)isforyoutoenteryourschematicname(s)forthesignal(s)orplaneconnectedtotheFPGApin(s).
Thethirdcolumn(ConnectionGuidelines)shouldbeconsidered“readonly”asthiscontainsAltera’srecommendedconnectionguidelinesforthevoltageplaneorsignal.
Thefourthcolumn(Comments/Issues)isanareaprovidedasa“notepad”foryoutocommentonanydeviationsfromtheconnectionguidelines,andtoverifyguidelinesaremet.Inmanycasestherearenotesthatprovidefurtherinformationanddetailthatcomplimenttheconnectionguidelines.
Hereisanexampleofhowtheworksheetcanbeused:
Plane/SignalnameprovidedbyAltera>
VCC
userenteredtext>
+0.85V
DeviceSpecificGuidelinesprovidedbyAltera>
Connectedto+0.85Vplane,noisolationisnecessary.
Missinglowandmediumrangedecoupling,checkPDN.
SeeNotes(1-1)(1-2).
LegalNote:
PLEASEREVIEWTHEFOLLOWINGTERMSANDCONDITIONSCAREFULLYBEFOREUSINGTHISSCHEMATICREVIEWWORKSHEET(“WORKSHEET”)PROVIDEDTOYOU.BYUSINGTHISWORKSHEET,YOUINDICATEYOURACCEPTANCEOFSUCHTERMSANDCONDITIONS,WHICHCONSTITUTETHELICENSEAGREEMENT("
AGREEMENT"
)BETWEENYOUANDALTERACORPORATIONORITSAPPLICABLESUBSIDIARIES("
ALTERA"
).
1.SubjecttothetermsandconditionsofthisAgreement,Alteragrantstoyou,fornoadditionalfee,anon-exclusiveandnon-transferablerighttousethisWorksheetforthesolepurposeofverifyingthevalidityofthepinconnectionsofanAlteraprogrammablelogicdevice-baseddesign.YoumaynotusethisWorksheetforanyotherpurpose.TherearenoimpliedlicensesgrantedunderthisAgreement,andallrights,exceptforthosegrantedunderthisAgreement,remainwithAltera.
2.Alteradoesnotguaranteeorimplythereliability,orserviceability,ofthisWorksheetorotheritemsprovidedaspartofthisWorksheet.ThisWorksheetisprovided'
ASIS'
.ALTERADISCLAIMSALLWARRANTIES,EXPRESSORIMPLIED,INCLUDINGTHEIMPLIEDWARRANTIESOFMERCHANTABILITY,FITNESSFORAPARTICULARPURPOSE,ANDNON-INFRINGEMENT.ALTERAHASNOOBLIGATIONTOPROVIDEYOUWITHANYSUPPORTORMAINTENANCE.
3.InnoeventshalltheaggregateliabilityofAlterarelatingtothisAgreementorthesubjectmatterhereofunderanylegaltheory(whetherintort,contract,orotherwise),exceedOneHundredUS
Dollars(US$100.00).InnoeventshallAlterabeliableforanylostrevenue,lostprofits,orotherconsequential,indirect,orspecialdamagescausedbyyouruseofthisWorksheetevenifadvisedofthepossibilityofsuchdamages.
4.ThisAgreementmaybeterminatedbyeitherpartyforanyreasonatanytimeupon30-days’priorwrittennotice.ThisAgreementshallbegovernedbythelawsoftheStateofCalifornia,withoutregardtoconflictoflaworchoiceoflawprinciples.YouagreetosubmittotheexclusivejurisdictionofthecourtsintheCountyofSantaClara,StateofCaliforniafortheresolutionofanydisputeorclaimarisingoutoforrelatingtothisAgreement.Thepartiesherebyagreethatthepartywhoisnotthesubstantiallyprevailingpartywithrespecttoadispute,claim,orcontroversyrelatingtothisAgreementshallpaythecostsactuallyincurredbythesubstantiallyprevailingpartyinrelationtosuchdispute,claim,orcontroversy,includingattorneys'
fees.FailuretoenforceanytermorconditionofthisAgreementshallnotbedeemedawaiveroftherighttolaterenforcesuchtermorconditionoranyothertermorconditionoftheAgreement.
BYUSINGTHISWORKSHEET,YOUACKNOWLEDGETHATYOUHAVEREADTHISAGREEMENT,UNDERSTANDIT,ANDAGREETOBEBOUNDBYITSTERMSANDCONDITIONS.YOUANDALTERAFURTHERAGREETHATITISTHECOMPLETEANDEXCLUSIVESTATEMENTOFTHEAGREEMENTBETWEENYOUANDALTERA,WHICHSUPERSEDESANYPROPOSALORPRIORAGREEMENT,ORALORWRITTEN,ANDANYOTHERCOMMUNICATIONSBETWEENYOUANDALTERARELATINGTOTHESUBJECTMATTEROFTHISAGREEMENT.
Index
SectionI:
Power
SectionII:
Configuration
SectionIII:
Transceiver
SectionIV:
I/O
a:
ClockPins
b:
DedicatedandDualPurposePins
c:
DualPurposeDifferentialI/Opins
SectionV:
ExternalMemoryInterfacePins
DDR/2InterfacePins
DDR/2TerminationGuidelines
DDR3InterfacePins
d:
DDR3TerminationGuidelines
e:
QDRII/+Interfacepins
f:
QDRII/+TerminationGuidelines
SectionVI:
DocumentRevisionHistory
Power
Documentation:
StratixVDevices
StratixVPinOutFiles
StratixVE,GS,GXDeviceFamilyPinConnectionGuidelines(PDF)
StratixVEarlyPowerEstimator
StratixVEarlyPowerEstimatorUserGuide(PDF)
PowerDeliveryNetwork(PDN)ToolForStratixVDevices
Device-SpecificPowerDeliveryNetwork(PDN)ToolUserGuide(PDF)
PowerPlayPowerAnalyzerSupportResources
AlteraBoardDesignResourceCenter(Generalboarddesignguidelines,PDNdesign,isolation,tools,andmore)
AN583:
DesigningPowerIsolationFilterswithFerriteBeadsforAlteraFPGAs(PDF)
AN597:
GettingStartedFlowforBoardDesigns(PDF)
ErrataSheeta