ImageVerifierCode 换一换
格式:DOCX , 页数:18 ,大小:54.03KB ,
资源ID:3382820      下载积分:3 金币
快捷下载
登录下载
邮箱/手机:
温馨提示:
快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。 如填写123,账号就是123,密码也是123。
特别说明:
请自助下载,系统不会自动发送文件的哦; 如果您已付费,想二次下载,请登录后访问:我的下载记录
支付方式: 支付宝    微信支付   
验证码:   换一换

加入VIP,免费下载
 

温馨提示:由于个人手机设置不同,如果发现不能下载,请复制以下地址【https://www.bdocx.com/down/3382820.html】到电脑端继续下载(重复下载不扣费)。

已注册用户请登录:
账号:
密码:
验证码:   换一换
  忘记密码?
三方登录: 微信登录   QQ登录  

下载须知

1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。
2: 试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
3: 文件的所有权益归上传用户所有。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 本站仅提供交流平台,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

版权提示 | 免责声明

本文(精编OA自动化电气自动化专业毕业设计英文翻译.docx)为本站会员(b****6)主动上传,冰豆网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知冰豆网(发送邮件至service@bdocx.com或直接QQ联系客服),我们立即给予删除!

精编OA自动化电气自动化专业毕业设计英文翻译.docx

1、精编OA自动化电气自动化专业毕业设计英文翻译【OA自动化】电气自动化专业毕业设计英文翻译xxxx年xx月xx日xxxxxxxx集团企业有限公司Please enter your companys name and contentvComputer control technology1 Computer structure and function This section introduces the internal architecture of a computer and describes how instructions are stored and interpreted an

2、d explains how the instruction execution cycle is broken down into its various components. At the most basic level, a computer simply executes binary-coded results. For a general-purpose programmable computer, four necessary elements are the memory, central processing unit (CPU, or simply processor)

3、, an external processor bus, and an input/output system as indicated in Fig.3-1 A-1. Fig. 3-1A-1 Basic elements of a computer The memory stores instructions and data. The CPU reads and interprets the instructions, reads the data required by each instruction, executes the action required by the instr

4、uction, and stores the results back in memory. One of the actions that is required of the CPU is to read data from or write data to an external device. This is carried out using the input/output system. The external processor bus is a set of electric conductors that carries data, address and control

5、 information between the other computer elements.1-1 The memory The memory of a computer consists of a set of sequentially numbered locations. Each location is a register in which binary information can be stored. The “number” of a location is called its address. The lowest address is 0. The manufac

6、turer defines a word length for the processor that is an integral number of locations long. In each word the bits can represent either data or instructions. For the Intel 8086/87 and Motorola MC6800 microprocessors, a word is 16 bits long, but each memory location has only 8 bits and thus two 8-bit

7、locations must be accessed to obtain each data word. In order to use the contents of memory, the processor must fetch the contents of the right location. To carry out a fetch, the processor places (enables) the binary-coded address of the desired location onto the address lines of the external proce

8、ssor bus. The memory then allows the contents of the addressed memory location to be read by the processor. The process of fetching the contents of a memory location does not alter the contents of that location. Instructions in memory Instructions stored in memory are fetched by the CPU and unless p

9、rogram branches occur, they are executed in the sequence they appear in memory. An instruction written as a binary pattern is called a machine-language instruction. One way to achieve meaningful patterns is to divide up the bits into fields as indicated in Fig. 3-1A-2, with each field containing a c

10、ode for a different type of information.Fig. 3-1A-2 Arrangement of program and data in memory Each instruction in our simple computer can be divided up into four fields of 4 bits each. Each instruction can contain operation code (or opcode, each instruction has a unique opcode), operand address, imm

11、ediate operands, branch address. In a real instruction set there are many more instructions. There is also a much large number of memory locations in which to store instructions and data. In order to increase the number of memory locations, the address fields and hence the instructions must be longe

12、r than 16 bits if we use the same approach. There are a number of ways to increase the addressing range of the microprocessor without increasing the instruction length: variable instruction field, multiword instructions, multiple addressing modes, variable instruction length. We will not discuss the

13、m in detail. Data in memory data is information that is represented in memory as a code. For efficient use of the memory space and processing time, most computers provide the capability of manipulating data of different lengths and representations in memory. The various different representations rec

14、ognized by the processor are called its data types. The data types normally used are: bit, binary-coded decimal digit (4-bit nibble, BCD), byte (8 bits), word (2 bytes), double word (4 bytes). Some processors provide instructions that manipulate other data types such as single-precision floating-poi

15、nt data types (32bits) and double-precision floating-point data types (64 bits). There is another type of datacharacter data. It is also usually represented in 8 bits. Each computer terminal key and key combination (such as shift and control functions) on a standard terminal keyboard has a 7-bits co

16、de defined by the American Standard Code for Information Interchange (ASCII). Type of memory In the applications of digital control system, we also concerned with the characteristics of different memory techniques. For primary memory, we need it to be stored information temporarily and to be written

17、 and got information from successive or from widely different locations. This type memory is called random-access memory (RAM). In some case we do not want the information in memory to be lost. So we are willing to use special techniques to write into memory. If writing is accomplished only once by

18、physically changing connections, the memory is called a read-only memory (ROM). If the interconnection pattern can be programmed to be set, the memory is called a programmable read-only memory (PROM). If rewriting can be accomplished when it is necessary, we have an erasable programmable read-only m

19、emory (EPROM). An electronically erasable PROM is abbreviated EEPROM. 1-2 The CPU The CPUs job is to fetch instructions from memory and execute these instructions. The structure of the CPU is shown in Fig. 3-1A-3. It has four main components: an arithmetic and logical unit (ALU), a set of registers,

20、 an internal processor bus and controller.Fig.3-1A-3 Central processing unit (CPU) These and other components of the CPU and their participation in the instruction cycle are described in the following sections. Arithmetic and Logical Unit (ALU) The ALU provides a wide arithmetic operations, includin

21、g add, subtract, multiply, and divide. It can also perform Boolean logic operations such as AND, OR, and COMPLEMENT on binary data. Other operations, such as word compares, are also available. The majority of computer tasks involve the ALU, but a great amount of data movement is required in order to

22、 make use of the ALU instructions. Registers A set of registers inside the CPU in used to store information. Instruction register When an instruction is fetched, it is copied into the instruction register, where it is decoded. Decoding means that the operation code is examined and used to determine

23、the steps of the execution sequence. Programmers model of the CPU The collection of registers that can be examined or modified by a programmer is called the programmers model of the CPU. The only registers that can be manipulated by the instruction set, or are visibly affected by hardware inputs or

24、the results of operations upon data, are the registers represented in the model. Flag register The execution sequence is determined not only by the instruction but also by the results of the previous instructions. For example, if an addition is carried out in the ALU, data on the result of the addit

25、ion (whether the result is positive, negative, or zero, for example) is stored in what is known as a flag register, status register, or condition register. If the next instruction is a conditional branch instruction, the flag word is tested in that instruction to determine if a branch if a branch is

26、 required. Program counter (instruction pointer) The address of the next instruction is located in a register called the program counter. Data registers When an instruction uses the registers to store data, the reference to the register in the instruction is called register addressing. The reasons o

27、f making use of the internal registers to store data are that they can make the instructions shorter and make execution faster. Address registers The internal registers can also be used for the storage of address of data in memory data. In such a case, the instruction word contains a register number

28、 (i.e. a register address). In the register is contained the address of memory data to be used in the instruction. This form of addressing is called register indirect addressing. The contents of the register are said to point to the data in memory. Internal Processor Bus The internal processor bus m

29、oves data between internal register. A bus is a set of closely grouped electric conductors that transfers data, address, and control information between functional blocks of the CPU. Data from a source register can be passed to a destination register when both are enabled onto (connected to) the bus

30、. Controller The controller provides the proper sequence of control signals for each instruction in a program cycle to be fetched from memory. A total program cycle comprises many instruction cycle, each instruction cycle can be divided up into its component machine cycles and each machine cycle com

31、prises a number of clock cycle. In order to fetch an instruction, for example illustrated in Fig.3-1A-4, the address in the program counter is placed on the address lines of the external bus (AB) at the onset of clock cycle C1. Simultaneously, using a code on the control lines of the bus (CB), the C

32、PU informs all devices attached to the bus that an “opcode” fetch machine cycle is being executed by the CPU. The memory allows the memory address to select the memory location containing the instruction. At C2 the controller places a “read” command onto the control bus which allows the memory data to be placed onto the data bus. The controller then gates the data into the instruction register and removes the read command from the control bus in C3. At C4, the controller removes the address from the address bus and begins to decode the operation-code portion of the instruction to see what s

copyright@ 2008-2022 冰豆网网站版权所有

经营许可证编号:鄂ICP备2022015515号-1