ImageVerifierCode 换一换
你正在下载:

SN74LV393.pdf

[预览]
格式:PDF , 页数:14 ,大小:365.32KB ,
资源ID:3213398      下载积分:3 金币
快捷下载
登录下载
邮箱/手机:
温馨提示:
快捷下载时,用户名和密码都是您填写的邮箱或者手机号,方便查询和重复下载(系统自动生成)。 如填写123,账号就是123,密码也是123。
特别说明:
请自助下载,系统不会自动发送文件的哦; 如果您已付费,想二次下载,请登录后访问:我的下载记录
支付方式: 支付宝    微信支付   
验证码:   换一换

加入VIP,免费下载
 

温馨提示:由于个人手机设置不同,如果发现不能下载,请复制以下地址【https://www.bdocx.com/down/3213398.html】到电脑端继续下载(重复下载不扣费)。

已注册用户请登录:
账号:
密码:
验证码:   换一换
  忘记密码?
三方登录: 微信登录   QQ登录  

下载须知

1: 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。
2: 试题试卷类文档,如果标题没有明确说明有答案则都视为没有答案,请知晓。
3: 文件的所有权益归上传用户所有。
4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
5. 本站仅提供交流平台,并不能对任何下载内容负责。
6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。

版权提示 | 免责声明

本文(SN74LV393.pdf)为本站会员(b****3)主动上传,冰豆网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对上载内容本身不做任何修改或编辑。 若此文所含内容侵犯了您的版权或隐私,请立即通知冰豆网(发送邮件至service@bdocx.com或直接QQ联系客服),我们立即给予删除!

SN74LV393.pdf

1、 SN54LV393A,SN74LV393ADUAL 4-BIT BINARY COUNTERS SCLS457B FEBRUARY 2001 REVISED JULY 20031POST OFFICE BOX 655303 DALLAS,TEXAS 75265?2-V to 5.5-V VCC Operation?Max tpd of 10 ns at 5 V?Typical VOLP(Output Ground Bounce)2.3 V at VCC=3.3 V,TA=25C?Ioff Supports Partial-Power-Down-ModeOperation?Dual 4-Bit

2、 Binary Counters With IndividualClocks?Direct Clear for Each 4-Bit Counter?Can Significantly Improve SystemDensities by Reducing Counter PackageCount by 50 Percent?Latch-Up Performance Exceeds 100 mA PerJESD 78,Class II?ESD Protection Exceeds JESD 22 2000-V Human-Body Model(A114-A)200-V Machine Mode

3、l(A115-A)1000-V Charged-Device Model(C101)description/ordering informationThe LV393A devices contain eight flip-flops andadditional gating to implement two individual 4-bitcounters in a single package.These devices aredesigned for 2-V to 5.5-V VCC operation.ORDERING INFORMATIONTAPACKAGEORDERABLEPART

4、 NUMBERTOP-SIDEMARKINGSOICDTube of 50SN74LV393ADLV393ASOIC DReel of 2500SN74LV393ADRLV393ASOP NSReel of 2000SN74LV393ANSR74LV393A40C to 85CSSOP DBReel of 2000SN74LV393ADBRLV393A40C to 85CTube of 90SN74LV393APWTSSOP PWReel of 2000SN74LV393APWRLV393AReel of 250SN74LV393APWTTVSOP DGVReel of 2000SN74LV3

5、93ADGVRLV393ACDIP JTube of 25SNJ54LV393AJSNJ54LV393AJ55C to 125CCFP WTube of 150SNJ54LV393AWSNJ54LV393AWLCCC FKTube of 55SNJ54LV393AFKSNJ54LV393AFKPackage drawings,standard packing quantities,thermal data,symbolization,and PCB designguidelines are available at 2003,Texas Instruments IncorporatedPlea

6、se be aware that an important notice concerning availability,standard warranty,and use in critical applications ofTexas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.SN54LV393A.J OR W PACKAGESN74LV393A.D,DB,DGV,NS,OR PW PACKAGE(TOP VIEW)123456714131

7、21110981CLK1CLR1QA1QB1QC1QDGNDVCC2CLK2CLR2QA2QB2QC2QDSN54LV393A.FK PACKAGE(TOP VIEW)NC No internal connection321 20 199 10 11 12 134567818171615142CLRNC2QANC2QB1QANC1QBNC1QC1CLR1CLKNCV2CLKDGNDNCCC1QD2QC2QUNLESS OTHERWISE NOTED this document contains PRODUCTIONDATA information current as of publicati

8、on date.Products conform tospecifications per the terms of Texas Instruments standard warranty.Production processing does not necessarily include testing of allparameters.SN54LV393A,SN74LV393ADUAL 4-BIT BINARY COUNTERS SCLS457B FEBRUARY 2001 REVISED JULY 20032POST OFFICE BOX 655303 DALLAS,TEXAS 7526

9、5description/ordering informaton(continued)These devices comprise two independent 4-bit binary counters,each having a clear(CLR)and a clock(CLK)input.These devices change state on the negative-going transition of the CLK pulse.N-bit binary counters canbe implemented with each package,providing the c

10、apability of divide by 256.The LV393A devices have paralleloutputs from each counter stage so that any submultiple of the input count frequency is available for systemtiming signals.These devices are fully specified for partial-power-down applications using Ioff.The Ioff circuitry disables theoutput

11、s,preventing damaging current backflow through the devices when they are powered down.FUNCTION TABLEINPUTSFUNCTIONCLKCLRFUNCTIONLNo changeLAdvance to next stageXHAll outputs Llogic diagram,each counter(positive logic)RTQACLRCLKRTQBRTQCRTQDQQQQSN54LV393A,SN74LV393ADUAL 4-BIT BINARY COUNTERS SCLS457B

12、FEBRUARY 2001 REVISED JULY 20033POST OFFICE BOX 655303 DALLAS,TEXAS 75265timing diagramCLKCLRQAQBQCQDClearOutputsCount Upabsolute maximum ratings over operating free-air temperature range(unless otherwise noted)Supply voltage range,VCC 0.5 V to 7 V.Input voltage range,VI(see Note 1)0.5 V to 7 V.Outp

13、ut voltage range applied in high or low state,VO(see Notes 1 and 2)0.5 V to VCC+0.5 V.Output voltage range applied in power-off state,VO(see Note 1)0.5 V to 7 V.Input clamp current,IIK(VI 0)20 mA.Output clamp current,IOK(VO VCC)50 mA.Continuous output current,IO(VO=0 to VCC)25 mA.Continuous current

14、through VCC or GND 50 mA.Package thermal impedance,JA(see Note 3):D package 86C/W.DB package 96C/W.DGV package 127C/W.NS package 76C/W.PW package 113C/W.Storage temperature range,Tstg 65C to 150C.Stresses beyond those listed under“absolute maximum ratings”may cause permanent damage to the device.The

15、se are stress ratings only,andfunctional operation of the device at these or any other conditions beyond those indicated under“recommended operating conditions”is notimplied.Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.NOTES:1.The input and output

16、voltage ratings may be exceeded if the input and output current ratings are observed.2.This value is limited to 7 V maximum.3.The package thermal impedance is calculated in accordance with JESD 51-7.SN54LV393A,SN74LV393ADUAL 4-BIT BINARY COUNTERS SCLS457B FEBRUARY 2001 REVISED JULY 20034POST OFFICE BOX 655303 DALLAS,TEXAS 75265recommended operating conditions(see Note 4)SN54LV393ASN74LV393AUNITMINMAXMINMAXUNITVCCSupply voltage25.525.5VVCC=2 V1.51.5VIHHigh level input voltageVCC=2.3 V to 2.7 VVCC

copyright@ 2008-2022 冰豆网网站版权所有

经营许可证编号:鄂ICP备2022015515号-1